Abstract-In this paper, we show how to speed up the computation of fast Fourier transforms over complex numbers for "medium" precisions, typically in the range from 100 until 400 bits. On the one hand, such precisions are usually not supported by hardware. On the other hand, asymptotically fast algorithms for multiple precision arithmetic do not pay off yet. The main idea behind our algorithms is to develop efficient vectorial multiple precision fixed point arithmetic, capable of exploiting SIMD instructions in modern processors.
I. INTRODUCTION
Multiple precision arithmetic [1] is crucial in areas such as computer algebra and cryptography, and increasingly useful in mathematical physics and numerical analysis [2] . Early multiple precision libraries appeared in the seventies [3] , and nowadays GMP [4] and MPFR [5] are typically very efficient for large precisions of more than, say, 1000 bits. However, for precisions which are only a few times larger than the machine precision, these libraries suffer from a large overhead. For instance, the MPFR library for arbitrary precision and IEEEstyle standardized floating point arithmetic is typically about a factor 100 slower than double precision machine arithmetic.
This overhead of multiple precision libraries tends to further increase with the advent of wider SIMD (Single Instruction, Multiple Data) arithmetic in modern processors, such as the INTEL AVX technology. Indeed, it is hard to take advantage of wide SIMD instructions when implementing basic arithmetic for integer sizes of only a few words. In order to fully exploit SIMD instructions, one should rather operate on vectors of integers of a few words. A second problem with current SIMD arithmetic is that CPU vendors tend to privilege wide floating point arithmetic over wide integer arithmetic, which would be most useful for speeding up multiple precision libraries.
In order to make multiple precision arithmetic more useful in areas such as numerical analysis, it is a major challenge to reduce the overhead of multiple precision arithmetic for small multiples of the machine precision, and to build libraries with direct SIMD arithmetic for multiple precision numbers.
One existing approach is based on the "TwoSum" and "TwoProduct" algorithms [6] , [7] , which allow for the exact computation of sums and products of two machine floating point numbers. The results of these operations are represented as sums x + y where x and y have no "overlapping bits" (e.g. log 2 |x| ≥ log 2 |y| + 52 or x = y = 0). The TwoProduct algorithm can be implemented using only two instructions when hardware features the fused-multiply-add (FMA) and fused-multiply-subtract (FMS) instructions, as is for instance the case for INTEL's AVX2 enabled processors. The TwoSum algorithm could be done using only two instructions as well if we had similar fused-add-add and fused-add-subtract instructions. Unfortunately, this is not the case for current hardware. It is classical that double machine precision arithmetic can be implemented reasonably efficiently in terms of the TwoSum and TwoProduct algorithms [6] - [8] . The approach has been further extended in [9] to higher precisions. Specific algorithms are also described in [10] for triple-double precision, and in [11] for quadruple-double precision. But these approaches tend to become inefficient for large precisions.
For certain applications, efficient fixed point arithmetic is actually sufficient. One good example is the fast discrete Fourier transform (FFT) [12] , which is only numerically accurate if all input coefficients are of the same order of magnitude [13, Section 3.4] . This means that we may scale all input coefficients to a fixed exponent and use fixed point arithmetic for the actual transform. Moreover, FFTs (and especially multi-dimensional FFTs) naturally benefit from SIMD arithmetic.
In this paper, we will show how to efficiently implement FFTs using fixed point arithmetic for small multiples of the machine precision. Our actual implementation of fixed point arithmetic relies on hardware floating point arithmetic. The working precision of our fixed point arithmetic will be of the form kp, where k ∈ {2, 3, . . .}, p = μ−δ for a small integer δ (typically, δ = 4), and μ denotes the number of fractional bits of the mantissa (also known as the trailing significant field, so that μ = 52 for IEEE double precision numbers).
Allowing for a small number δ of "nail" bits makes it easier to handle carries efficiently. On the downside, we sacrifice a few bits and we need an additional routine for normalizing our numbers. Fortunately, normalizations can often be delayed. For instance, every complex butterfly operation during an FFT requires only four normalizations (the real and imaginary parts of the two outputs).
Redundant representations with nail bits, also known as carry-save representations, are very classical in hardware design, but rarely used in software libraries. The term "nail bits" was coined by the GMP library [4] , with a different focus on high precisions. However, the GMP code which uses this technology is experimental and disabled by default. Redundant representations have also found some use in modular arithmetic. For instance, they recently allowed to speed up modular FFTs [14] .
Let F π (n) denote the time spent to compute an FFT of length n at a precision of π bits. For an optimal implementation at precision kμ, we would need F kμ (n) ≈ kF μ (n). However, the naive implementation of a product at precision kμ requires at least k+1 2 μ machine multiplications, so
is a more realistic goal for small k. The first contribution of this paper is a series of optimized routines for basic fixed point arithmetic for small k. These routines are vectorial by nature and therefore well suited to current INTEL AVX technology. The second contribution is an implementation inside the C++ librairies of MATHEMAGIX [15] (which is currently limited to a single thread). For small k, our timings seem to indicate that F kp (n) ≈ 2 k+1 2 F μ (n). For k = 2, we compared our implementation with FFTW3 [16] (in which case we only obtained F 2μ (n) ≈ 200F μ (n) when using the built-in type __float128 of GCC) and a home-made doubledouble implementation along the same lines as [8] (in which case we got
Although the main ingredients of this paper (fixed point arithmetic and nail bits) are not new, we think that we introduced a novel way to combine them and demonstrate their efficiency in conjunction with modern wide SIMD technology. There has been recent interest in efficient multiple precision FFTs for the accurate integration of partial differential equations from hydrodynamics [17] . Our new algorithms should be useful in this context, with special emphasis on the case when k = 2. We also expect that the ideas in this paper can be adapted for some other applications, such as efficient computations with truncated numeric Taylor series for medium working precisions. Another interesting application of fast quadruple precision FFTs is large integer multiplication [1, Section 3.3.1].
Our paper is structured as follows. Section II contains a detailed presentation of fixed point arithmetic for the important precision 2p. In Section III, we show how to apply this arithmetic to the computation of FFTs, and we provide timings. In Section IV, we show how our algorithms generalize to higher precisions kp with k ≥ 2, and present further timings for the cases when k = 3 and k = 4. In our last section, we discuss possible speed-ups if certain SIMD instructions were hardware-supported, as well as some ideas on how to use asymptotically faster algorithms in this context.
Notations: Throughout this paper, we assume IEEE arithmetic with correct rounding and we denote by F the set of machine floating point numbers. We let μ > 2 be the machine precision minus one (which corresponds to the number of fractional bits of the mantissa) and let E min and E max be the minimal and maximal exponents of machine floating point numbers. For IEEE double precision numbers, this means that μ = 52, E min = −1022 and E max = 1023.
The algorithms in this paper are designed to work with all possible rounding modes. Given x, y ∈ F and * ∈ {+, −, ·}, we denote by •(x * y) the rounding of x * y according to the chosen rounding mode. If e is the exponent of x * y and E max > e ≥ E min + μ (i.e. in absence of overflow and underflow), then we notice that |•(x * y) − x * y| < 2 e−μ . Modern processors usually support fused-multiply-add (FMA) and fused-multiply-subtract (FMS) instructions, both for scalar and SIMD vector operands. Throughout this paper, we assume that these instructions are indeed present, and we denote by •(xy + z) and •(xy − z) the roundings of xy + z and xy − z according to the chosen rounding mode.
II. ALMOST QUADRUPLE PRECISION
Let p ∈ {6, . . . , μ − 2}. In this section, we are interested in developing efficient fixed point arithmetic for a bit precision 2p. Allowing p to be smaller than μ makes it possible to efficiently handle carries during intermediate computations.
We denote by δ = μ − p ≥ 2 the number of "nail" bits.
A. Representation of fixed point numbers
We denote by F p,2 the set of fixed point numbers which can be represented as
It will be convenient to write x = x 0 , x 1 for numbers of the above form. Since F p,2 contains all numbers x = k2 −2p with k ∈ Z and |x| < 1, this means that F p,2 can be thought of as a fixed point type of precision 2p.
Remark 1 Usually, we will even have |x 0 | < 1 and |x 1 | < 2 −p , but the extra flexibility provided by (2) and (3) will be useful during intermediate computations. In addition, for efficiency reasons, we do not require that x 1 ∈ Z2 −2p .
B. Splitting numbers at a given exponent
An important subalgorithm for efficient fixed point arithmetic computes the truncation of a floating point number at a given exponent:
Proposition 1 Given x ∈ F and e ∈ {E min , . . . , E max − μ} such that |x| < 2 e+μ−2 , the algorithm Split e computes a numberx ∈ F withx ∈ Z2 e and |x − x| < 2 e .
Proof:
whence the exponent of a is e + μ and |A − a| < 2 e , for any rounding mode. Since 3/2 · 2 e+μ also has exponent e + μ, it follows thatx = • (a − 3/2 · 2 e+μ ) satisfies
e+μ . Furthermore, a and 3/2 · 2 e+μ are both integer multiples of 2 e , whence so isx.
Remark 2 Assuming that the rounding mode is set towards zero, the condition |x| < 2 e+μ−1 suffices in Proposition 1. Indeed, this weaker condition implies 2 e+μ < A < 2 · 2 e+μ , and therefore 2 e+μ ≤ a < 2 · 2 e+μ , with the rest of the proof unchanged. The same remark holds for Proposition 4 below and allows several of the subsequent bounds to be slightly improved. As a consequence, this sometimes allows us to decrease δ by one. However, in this paper, we prefer to avoid hypotheses on the rounding mode, for the sake of portability, efficiency, and simplicity. Nevertheless, our observation may be useful on some recent processors (such as INTEL's AVX-512 enabled ones), which make it possible to force rounding modes at the level of individual instructions.
C. Normalization
δ . We will write F p,2;B for the subset of
Numbers in F p,2;1 are said to be in normal form.
and y = 0, 2 −p /2 are in normal form, and both x and y represent the number 2 −p /2. Consequently, our fixed point representation is still redundant under this normalization (this is reminiscent from Avižienis' representations [18] ).
Proof: Since p ≥ 2, using Proposition 1 with e = −p, we have |x 1 − c| < 2 −p and c ∈ Z2 −p . Using the fact that
D. Addition and subtraction
Non normalized addition and subtraction of fixed point numbers are straightforward:
Proof: Since both x 0 and y 0 are multiples of 2 −p , the addition a 0 = x 0 + y 0 is exact. Furthermore, the exponents of x 1 and y 1 are both strictly bounded by δ − p. Consequently,
. For the subtraction, we replace y by −y.
E. Multiplication
Our multiplication algorithm of fixed point numbers is based on a subalgorithm LongMul e which computes the exact product of two numbers x, y ∈ F in the form of a sum xy = h + l, with the additional constraint that h ∈ Z2 e . Without this additional constraint (and in absence of overflow and underflow), h and l can be computed using the classical "Two Product" algorithm: h := •(xy), l := •(xy − h). Our LongMul e algorithm exploits the FMA and FMS instructions in a similar way. Proof: Let us write l I , l II and l III for the successive values of l taken during the execution of the algorithm. Since
F. C++ implementation inside MATHEMAGIX
For our C++ implementation inside MATHEMAGIX, we introduced the template type template<typename C, typename V> fixed_quadruple;
The parameter C corresponds to a built-in numeric type such as double. The parameter V is a "traits" type (called the "variant" in MATHEMAGIX) and specifies the precision p (see [19] for details). When instantiating for C=double and the default variant V, the type fixed_quadruple<double> corresponds to F p,2 with p = 48 (see the file numerix/fixed_quadruple.hpp).
Since all algorithms from this section only use basic arithmetic instructions (add, subtract, multiply, FMA, FMS) and no branching, they admit straightforward SIMD analogues. MATHEMAGIX features a very systematic support for SIMD types and operations [19] . This provides us with SIMD versions for multiple precision fixed point arithmetic simply by instantiating the above template types for a suitable numeric SIMD class, such as avx_double from numerix/avx.hpp.
III. FAST FOURIER TRANSFORMS
In this section we describe how to use the fixed point arithmetic functions to compute FFTs. The number of nail bits δ is adjusted to perform a single normalization stage per butterfly. In the next paragraphs we follow the classical Cooley and Tukey in place algorithm [12] .
A. Complex arithmetic
We implement complex analogues CNormalize, CAdd, CSubtract and CMultiply of Normalize, Add, Subtract and Multiply in a naive way. We have fully specified CMultiply below, as an example. The three other routines proceed componentwise, by applying the real counterparts on the real and imaginary parts. Here u and u represent the real and imaginary parts of u respectively. The norm u ∞ ∈ R of the complex number u is defined as max(| u|, | u|).
B. Butterflies
The basic building block for fast discrete Fourier transforms is the complex butterfly operation. Given a pair (u, v) ∈ C 2 and a precomputed root of unity ω ∈ C, the butterfly operation computes a new pair (u + vω, u − vω). For inverse transforms, one rather computes the pair (u + v, (u − v)ω) instead. For simplicity, and without loss of generality, we may assume that the approximation of ω in 
−2p . The conclusion now follows from Proposition 2. 
. For reason of space, we will not go into more details concerning the total precision loss in the FFT, which is of the order of log n bits at size n. We refer the reader to the analysis in [13] , which can be adapted to the present context thanks to the above propositions.
C. Timings
Throughout this article, timings are measured on a platform equipped with an INTEL CORE TM i7-4770 CPU @ 3.40 GHz and 8 GB of 1600 MHz DDR3. It runs the JESSIE GNU DEBIAN operating system with a LINUX kernel version 3.14 in 64 bit mode. We measured average timings, while taking care to avoid CPU throttling issues. We compile with GCC [20] version 4.9.1.
For the sake of comparison, Table I displays timings to compute FFTs over complex numbers with the FFTW library version 3.3.4 [16] . Timings are obtained via the command test/bench bundled with the library. The row double corresponds to the standard double precision in C and the configuration options --enable-avx and --enable-fma. The row long double is obtained in the same way with the configuration options --enable-long-double; on current platform this corresponds to using the X87 instructions on 80 bits wide floating point numbers. The last row means using the IEEE compliant quadruple precision type __float128 provided by the compiler, and configured with --enable-fma and --enable-quad-precision. Our MATHEMAGIX implementations of the algorithm in this paper are available from revision 9621. Timings are reported in Table II . We have implemented the split-radix algorithm (see [21] , [22] for recent advances and historical references). The configuration process of MATHEMAGIX automatically detects and activates AVX2 and FMA instruction sets. Roots of unity and necessary twiddle factors are precomputed once with full precision by using MPFR version 3.1.2 based on GMP version 6.0.0.
The three first rows concern the same built-in numerical types as in the previous table. The row quadruple makes use of our own non IEEE compliant implementation of the algorithms of [8] , sometimes called double-double arithmetic (see file numerix/quadruple.hpp). The row fixed_quadruple corresponds to the new algorithms of this section with nail bits. In the rows double, quadruple, and fixed_quadruple, the computations fully benefit from AVX and FMA instructions. Finally the row MPFR contains timings obtained when using MPFR floating point numbers with bit precision set to 113. At this precision, our implementation involves an overhead due to the fact that the MPFR type mpfr_t is wrapped into a C++ class with reference counters (see file numerix/floating.hpp).
Let us mention that our type quadruple requires 5 arithmetic operations (counting FMA and FMS for 1) for a product, and 11 for an addition or subtraction. A direct butterfly thus amounts to 86 elementary operations. On the other hand, our type fixed_quadruple needs only 48 such operations. It is therefore satisfying to observe that these estimates are reflected in practice for small sizes, where the cost of memory caching is negligible.
Finally, we observed that the performance of our implementation scales almost linearly with the vector length of the available SIMD arithmetic. The main problem with larger vector lengths is coding efficient vectorial FFTs for such lengths. This explains the small performance penalty.
IV. GENERALIZATIONS TO HIGHER PRECISIONS
The representation with nail bits and the algorithms designed so far for doubled precision can be extended to higher precisions, as explained in the next paragraphs.
A. Representation and normalization
δ and an integer k ≥ 2, we denote by F p,k;B the set of numbers of the form
We write x = x 0 , . . . , x k−1 for numbers of the above form and abbreviate F p,k = F p,k;2 δ . Numbers in F p,k;1 are said to be in normal form. Of course, we require that (k − 1)p is smaller than −E min −μ. For this, we assume that k ≤ 19. The normalization procedure generalizes as follows (of course, the loop being unrolled in practice):
Proof: During the first step of the loop, when i = k−1, by Proposition 1 we have 
For the subtraction we replace y by −y.
Multiplication can be generalized as follows (all loops again being unrolled in practice): Proof: Let us write (h i,j , l i,j ) for the pair returned by
At the end of the algorithm we have r 0 = h 0,0 and
In particular no overflow occurs and these sums are all exact. Let s 0 = i+j=k−2 l i,j represent the value of r k−1 before entering the second loop. Then let
The rest of the proof follows from
C. Fast Fourier Transforms
We can use the same butterfly implementations as in Section III-B. The following generalization of Proposition 6 shows that we may take δ = 4 as long as k ≤ 4, and δ = 5 as long as k ≤ 8 for the direct butterfly operation.
The conclusion now follows from Proposition 8.
The following generalization of Proposition 6 shows that we may take δ = 4 as long as k ≤ 2, δ = 5 as long as k ≤ 5, and δ = 6 as long as k ≤ 10 for the inverse butterfly operation.
Proof: 
Remark 4 Within MATHEMAGIX, inverse butterflies are systematically used in all inverse FFT implementations, so as to benefit from in-place algorithms without bit reverse copies. Nevertheless, if the precision becomes of critical importance, then we recommend to use the direct FFT transform with ω replaced by ω −1 . In our code for k = 3 and k = 4, we have decided to keep δ = 4 by performing one additional normalization of z in InverseButterfly.
Remark 5
The following strategy sometimes makes it possible to decrease δ by one: instead of normalizing the entries of an FFT to be of norm · ∞ < 1, we rather normalize 
It is interesting to compute the number of operations in F which are needed for our various fixed point operations, the allowed operations in F being addition, subtraction, multiplication, FMA and FMS. For larger precisions, it may also be worth it to use Karatsuba's method [23] for the complex multiplication, meaning that we compute u v + v u using the formula ( u+ u)( v + v)− u v − u v. This saves one multiplication at the expense of three additions/subtractions and an additional increase of δ. The various operation counts are summarized in Table III .
D. Timings
For our C++ implementation inside MATHEMAGIX we introduced two additional template types template<typename C, typename V> fixed_hexuple; template<typename C, typename V> fixed_octupe; with similar semantics as fixed_quadruple. When instantiating for C=double and the default variant V, these types correspond to F p, 3 and F p,4 with p = 48. In the future, we intend to implement a more general template type which also takes k as a parameter. Table IV shows our timings for FFTs over the above types. Although the butterflies of the split-radix algorithm are a bit different from the classical ones, it is pleasant to observe that our timings roughly reflect operation counts of Table III. For comparison, let us mention that the time necessary to perform (essentially) the same computations with MPFR are roughly the same as in Table II , even in octuple precision. In addition (c.f. Table II) , we observe that the performance of our fixed_hexuple FFT is of the same order as FFTW's long double implementation.
Thanks to the genericity of our C++ implementation, it is possible to directly compute FFTs on a SIMD type such as fixed_hexuple<avx_double>, which corresponds to packing four elements of type fixed_hexuple<double> into an AVX data type. Combined to classical cache-friendly approaches, this allows to compute multi-dimensional FFTs in an efficient way, which closer reflects operation counts of Table III . When computing an FFT, say over fixed_hexuple<double>, the input data is in fact packed in a way that most of the computation reduces to one FFT over fixed_hexuple<avx_double> of size divided by four. Nevertheless, some of the C++ code needs to be fine-tuned in order to fully benefit from SIMD instructions, which turns out to constitute an important part of the implementation work.
V. VARIANTS AND PERSPECTIVES a) Polynomial representations:
In this paper, we have chosen to represent multi-precision fixed point numbers as sums x = x 0 + · · · + x k−1 . Alternatively, we may regard such numbers as polynomials
δ . It can be checked that the algorithms of this paper can be adapted to this setting with no penalty (except for multiplication which may require one additional instruction). Roughly speaking, every time that we need to add a "high" part h and a "low" part l of two long products, it suffices to use a fused-multiply-add instruction l2 p + h instead of a simple addition l + h.
For naive multiplication, the polynomial representation may become slightly more efficient for k ≥ 3, when the hardware supports an SIMD instruction for rounding floating point numbers to the nearest integer. In addition, when k becomes somewhat larger, say k ≥ 8, then the polynomial representation makes it possible to use even-odd Karatsuba multiplication [24] , [25] without any need for special carry handling (except that δ has to be chosen a bit larger). Finally, the restriction (k − 1)p ≤ −E min − μ is no longer necessary, so the approach can in principle be extended to much larger values of k.
b) Integer arithmetic: The current focus of vendors of wide SIMD arithmetic is on fast floating point arithmetic, whereas integer arithmetic is left somewhat behind. For instance, INTEL's AVX-512 technology features efficient arithmetic (including FMA) on vectors of eight double precision numbers. On the other hand, SIMD integer multiplications are limited to 16 bit and 32 bit integers.
In order to develop an efficient GMP-style library for SIMD multiple precision integers, it would be useful to have an instruction for multiplying two vectors of 64 bit integers and obtain the lower and higher parts of the result in two other vectors of 64 bit integers. For multiple precision additions and subtractions, it is also important to have vector variants of the "add with carry" and "subtract with borrow" instructions.
Assuming the above instructions, a 64k bit unsigned truncated integer multiplication can be done in SIMD fashion using approximately 4 k 2 instructions. Furthermore, in this setting, there is no need for normalizations. However, signed multiplications are somewhat harder to achieve. The best method for performing a signed integer multiplication xy with |x|, |y| < 2 64k−1 is probably to perform the unsigned multiplication (x + C)(y + C) with C = 2 64k−1 and use the fact that xy = (x + C)(y + C) − (x + y)C + C 2 . We expect that the biggest gain of using integer arithmetic comes from the fact that we achieve a 64k instead of a pk bit precision (for small k, we typically have p = 48).
One potential problem with GMP-style SIMD arithmetic is that asymptotically faster algorithms, such as Karatsuba multiplication (and especially the even-odd variant), are harder to implement. Indeed, we are not allowed to ressort to branching for carry handling. One remedy would be to use expansions x = x 0 + x 1 2 64s + · · · + x k/s−1 2 64k−64s with coefficients 0 ≤ x i < 2 64s−δ for a suitable number δ of nail bits and a suitable "multiplexer" s > 1.
c) Faster splitting: An interesting question is whether hardware support for certain specific operations might speed up the fixed point arithmetic in this paper. One operation which is relatively expensive is normalization. It would be nice to have an instruction which takes x ∈ F and e ∈ {E min , . . . , E max } on input and which computes numbers h, l ∈ F with x = h + l, h ∈ Z2 e and |l| < Z2 e . In that case, normalization would only require two instructions instead of four. Besides speeding up the naive algorithms, it would also become less expensive to do more frequent normalizations, which makes the use of asymptotically more efficient multiplication algorithms more tractable at lower precisions and with fewer nail bits. More efficient normalization is also important for efficient shifting of mantissas, which is the main additional ingredient for the implementation of multiple precision arithmetic.
d) Asymptotically efficient algorithms: A theoretically important question concerns the asymptotic complexity of FFTs at large precisions. Let I(b) denote the bit complexity of b bit integer multiplication. It has recently been proved [13] that I(b) = O(b log b8 log * b ), where log * b = min k log k× . . . log b ≤ 1 . Under mild assumptions on b and n it can also be shown [13] that an FFT of size n and bit precision b can be performed in time F b (n) = O (I(bn)). For b ≤ n and large n, this means that F b (n) scales linearly with b. In a future paper, we intend to investigate the best possible (and practically achievable) constant factor involved in this bound.
